Programmable Logic/Synthesis

Gate-Level Synthesis

Logical Operations

Case and Loop Statements

Module Mapping